Versions Compared


  • This line was added.
  • This line was removed.
  • Formatting was changed.
Comment: Migrated to Confluence 4.0

For this week's [very long] project, we built a CPU using the provided CPU design template. The CPU imported data from a ROM, a RAM, and an ALU. 
Tasks 1-3 were to make a project in quartus, then download the provided MIF files for the ROM and RAM. This was done in the same manner as in the last project.

Image Removed

Image Removed


  Image Removed


Image Removed

Image Removed


Task 4 defined the signals that we had to use in our top level file, which I called "Project7", in accordance with my "Project#" theme. We wanted a clock, a reset button, and all the register outputs to be included so we could see them in the gtkwaves to come. We also needed to make port map statements and such for the ROM and RAM.

Task 5 was to make an ALU using the provided template. The ALU needed 4 signals: the first and second operands, the operation-specifying input, the condition register output, and the actual output value/result of the operation. We needed to define what to do for each operation, and since one condition was asking if there was a carried one, we needed to use 17 bits to get the answer, then map the low 16 bits to the actual answer that would be the output. We pretended like we used 16 the whole time; the sole purpose of the 17th bit was to see if there was a carried one for the condition checks at the bottom of the file. The condition register has 4 bits, and bit index 0 would be 1 if all zeroes in the result was true, for example. The gtkwave for the ALU is shown below:

Image Added

The next task was to make the skeleton of the CPU, which has 9 states: startup, execute setup, execute process, execute wait, execute write, halt, and return pause 1 and 2. Each would enter the next state in order, except halt, which went nowhere because it was meant to be a "quit" function. Steps 7 and 8 were to set up all of the signals for the CPU as well as the port maps for the ALU, ROM, and RAM. We would need things like the two ALU sources, a program counter, and registers, as well as the overall output called oport, which is what our final result of each instruction is, when sent to the outport. 

Task 9 was to make the process for the CPU. The result of pressing the reset button, the function of the states, etc. were defined here. The execute setup state was also set up, which We needed to define the sources for all of the instructions as corresponding to the table. For instance, load from ram takes IR(15 downto 12), and within that, IR(11) tells us whether to add register E or not, and IR(7 downto 0) tells us the address value. This was a long process of following what the table told us. The table is as follows:



Remaining bits

Load from RAM


R-DDD-AAAAAAAA: DDD = dest (table B), R = add register E to immediate value, AAAAAAAA - immediate address value

Store to RAM


R-SSS-AAAAAAAA: SSS = src (table B), R = add register E to immediate value, AAAAAAAA - immediate address value

Unconditional Branch


UUUU-AAAAAAAA: U = unused, AAAAAAAA = immediate address value.

Conditional Branch


00-CC-AAAAAAAA: CC = condition (00 = zero, 01 = overflow, 10 = negative, 11 = carry), U = unused, AAAAAAAA = immediate address value.



01-UU-AAAAAAAA: the cpu should push the PC and CR on the stack and then jump to the immediate address value AAAAAAAA.



10-UU-UUUUUUUU: the cpu should pop the CR and then pop the PC to continue execution at the stored address.



11-UU-UUUUUUUU: The CPU should enter a halt state and not leave until the user resets the circuit.



SSS-UUUUUUUUU: SSS = src (table C) U = unused, operation puts the value into memory at location SP and increments SP.



SSS-UUUUUUUUU: SSS = dest (table C) U = unused, operation reads the value from memory at location SP-1 and decrements SP.

Store to Output


SSS-UUUUUUUUU: SSS = dest (table D) U = unused.

Load from Input


SSS-UUUUUUUUU: SSS = dest (table B) U = unused.



SSS-TTT-UUU-DDD: SSS = srcA (table E), DDD = dest (table B), TTT = srcB (table E)



SSS-TTT-UUU-DDD: SSS = srcA (table E), DDD = dest (table B), TTT = srcB (table E)



SSS-TTT-UUU-DDD: SSS = srcA (table E), DDD = dest (table B), TTT = srcB (table E)



SSS-TTT-UUU-DDD: SSS = srcA (table E), DDD = dest (table B), TTT = srcB (table E)



SSS-TTT-UUU-DDD: SSS = srcA (table E), DDD = dest (table B), TTT = srcB (table E)



R-SSS-UUUUU-DDD: SSS = srcA (table E), DDD = dest (table B), R = direction bit '0' = left, '1' = right, maintains sign bit



R-SSS-UUUUU-DDD: SSS = srcA (table E), DDD = dest (table B), R = direction bit '0' = left, '1' = right



T-(IIIIIIII or SSS-UUUUU)-DDD: DDD = dest (table B), T = if '1', treat next 8 bits as a sign-extended immediate value, else SSS = source location (table D)

Execute write was set up here, as well. It was also a long process of following the table to decide on destinations, concatenating zeroes and taking slices when necessary. The execute return pause states are needed for the waiting time on return instructions. The execute wait state is meant to give wait time, as well, and does nothing. The execute process state tells the CPU when it can enable writing, which is when the instructions are store, push, or call.

Here is the result of the first cpu test bench:

Image Added

Task 10 was to test two provided MIF files, used as ROMs.

The first, test push, is pictured below:

  Image Added

The second, test call, is pictured here:

Image Added

The last task was to make the fibonacci sequence as a gtkwave simulation. This meant making an MIF file to give instructions, which was fairly straightforward (except the part where I spent literally 9 hours trying to find my mistake, which turned out to be a colon instead of a semicolon in my MIF...). My logic for this is shown below:
Image Added

As you can see, I use RA and RB as the indicators for what I want to add. RC is the counter that has RD (which is always 1) subtracted from it each round in the loop, meaning it goes from 10 to 0, and when it's 0, the loop stops, which is how we get the first ten numbers only. The loop is to have the sum of RA and RB get put into RE, then output unless RC reaches 0. Then, RB is passed on to RA and RE is passed on to RB, which, when looped, effectively creates the sequence "0, 1, 1, 2, 3, 5, 8, 13, 21, 34", as seen in the oport row below:

Image Added

No extensions this week because it's high time I started Project 8. Sorry!

This project taught me how the ALU, ROM, and RAM are implemented into the CPU, and it gave me practice interpreting and making instructions. It also made me comment my code more carefully as well as be more open to asking others for help.

Thanks to: Melody, Professor Maxwell, Tatsuya, Bumblebee, and anyone else who may have helped me through this long, difficult journey.